Investigation of Direct Delta Sigma Receiver for Modern Cellular Systems
نویسندگان
چکیده
منابع مشابه
Delta–Sigma Cellular Automata for Analog VLSI Random Vector Generation
We present a class of analog cellular automata for parallel analog random vector generation, including theory on the randomness properties, scalable parallel very large scale integration (VLSI) architectures, and experimental results from an analog VLSI prototype with 64 channels. Linear congruential coupling between cells produces parallel channels of uniformly distributed random analog values...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملDesign and VLSI Implementation of Second Order Sigma-Delta Modulation ADC for I-UWB Receiver
Analog to Digital converters plays an essential role in modern mixed signal circuit design. Mixed-signal System-on-chip devices such as Analog-to-Digital Converters (ADC) have become increasingly prevalent in the semiconductor industry. Nyquist Samplers require a complicated analog low pass filter to limit the maximum frequency input to the A/D and Sample and Hold circuit. Sigma-Delta (ΣΔ) modu...
متن کاملImprovement in SNR with SFDR of Sigma Delta ADC for SDR Mobile Receiver
To increase the productivity in various sectors, foundation can be made based on mobile communication solutions to different problems. SDR is the preferred technology to stitch together advanced services for ubiquitous global mobile connectivity. We have investigated in the present study the Sigma Delta ADC, one important component of SDR. Improvement in Dynamic Range including the SFDR with a ...
متن کامل6-2 A 2-GHz Direct Sampling Delta-Sigma Tunable Receiver with 40-GHz Sampling Clock and On-chip PLL
This paper presents a 2-GHz tunable direct sampling receiver with 40-GHz sampling clock and on-chip PLL, fabricated in a production 130-nm SiGe BiCMOS process. The measured SFDR and SNDR are 59 dB and 59.84 dB, respectively, over a bandwidth of 60 MHz, and the effective number of bits (ENOB) equals 9.65. Compared to the case where an external low-noise 40-GHz clock was used, no SNDR degradation...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOP Conference Series: Materials Science and Engineering
سال: 2021
ISSN: 1757-8981,1757-899X
DOI: 10.1088/1757-899x/1055/1/012059